



B10402123 葉澤賢

Digital logic design homework4: Project04: State Minimization

Case1(6 states)



Case2(5 states)



Case3(4 state)

